### Efficient Hardware Designs for Hyperdimensional Learning

Neuroscience 299: Module 11 November 10, 2021

Mohamed S. Ibrahim

Berkeley Wireless Research Center

Berkeley UNIVERSITY OF CALIFORNIA Electrical Engineering and Computer Sciences



# About Me

- BS Electrical Engineering: Ain Shams University, Cairo, Egypt: 2010
- MS Electrical Engineering: Ain Shams University, Cairo, Egypt: 2013
- MS Electrical and Computer Engineering, Duke University, Durham, NC: 2017
- PhD Electrical and Computer Engineering, Duke University, Durham, NC: 2018

   Research: Design and optimization of "cyber-physical microfluidic biochips/systems"
- Senior SoC Design Engineer at Intel Corporation, Santa Clara, CA: June 2018—May 2021
- Postdoc at Berkeley Wireless Research Center since June 2021
  - Current research: Exploring efficient hardware solutions for HD computing beyond supervised learning, among others.

# Topics

- Motivation and Goals
- Background
- Specialized HD Architectures
- Nearly General-Purpose HD Encoding Architectures
- Introducing Analog Computing and Non-Volatile Memories

Digital Hardware

Analog Hardware

## **Motivation and Goals**

# Rethinking Computing...

#### The nature of computing is changing

- Programming driven by data and learning, not algorithms
- Truly ubiquitous (smart world, smart humans, ...)

#### While technologies of old are plateauing

- Traditional computer architecture limited by interconnect
- Variability and leakage constraints limit energy scaling
- Limitations of deterministic computing paradigm

# From IoT to IoA

Digitization of society – an extremely rapidly accelerating phenomenon





- Digital data generated worldwide (in ZettaBytes)
- Huge fraction of this data generated at the "edge"

# From IoT to IoA



# The Neuroscience Promise

An Amazing Computational Engine



**2-3 orders more efficient** than today's silicon equivalent (>10<sup>16</sup> FLOPS with ~20 W)

Robustness in presence of component failure and variations

Neural response is highly variable

Amazing performance with mediocre components

E.g., sensory pathways— auditory, olfactory, vision, ...

Still marginally understood, let alone "cloned"

## Learning-Based Computational Models



#### **Bayesian Machine learning**

(Believe propagation, reinforcement learning, graphical models, support-vector machines)

Model building non-trivial Executed on standard processors (graph analytics)



#### **Neuromorphic computing**

Bottom-up, Networks of neurons



#### **Deep Neural Nets**

Learning compute and data hungry Separate from inference Complex

#### High-dimensional computing (Holographic)

Computing with patterns, one-shot learning



#### **Brain-Like Principles:**

1- Memory and computing are interconnected

Memory-centric algorithms: Highly parallel; Approximate computing

2- Resilient computing (Redundancy as a feature)

Brain-like robust algorithms: Low SNR; High variability

#### **Brain-Like Principles:**

1- Memory and computing are interconnected

Memory-centric algorithms: Highly parallel; Approximate computing

2- Resilient computing (Redundancy as a feature)

Brain-like robust algorithms: Low SNR; High variability

#### Hyperdimensional vectors (N > 1000) as basic computational symbols

- represent patterns rather then numbers
- can be *approximate that is,* can be compared for similarity

Mathematical properties of high-dimensional spaces in remarkable agreement with behaviors observed in brain



# Background

# HD Operations: Bundling & Binding



# **HD** Operations: Permutation

### **3** Permutation ( $\rho$ ):

Makes a dissimilar vector by rotating:  $\delta(A, \rho A) \simeq 0$ 

A998 A997 **A2 A1 A0** A999

#### Good for representing sequences

• A trigram "ACG" is encoded by:



# **Digital Circuits**



(a) Block diagram



- Combinational circuit: Output determined solely by inputs
- Sequential circuits: Output determined by inputs AND previous outputs

# **Digital Circuits**



[Source: David Blaauw, U Michigan, Ann Arbor]



- Gates are made of CMOS transistors, which require voltage source (VDD) to function
- What happens when we increase or decrease VDD?
  - Energy efficiency
  - Performance

# Specialized HD Architectures

# [HELLO WORLD ...]



3-gram hyperdimensional encoding



#### Three observations:

- Each *letter hypervector* is permuted twice times
- Pointwise multiplication (XOR binding) requires three registers to generate *trigram hypervector*
- Pointwise addition produces *text hypervector*



















Digital Hyperdimensional Associative Memory (D-HAM)

- SoA associative search uses content-addressable memories (CAMs)
- <u>Distance Computation</u>: *Hamming distance* is hardware friendly (avoid normalization in Cosine)

0

 $\mathbf{0}$ 





31



•

**Nearest neighbor** = Class HV with Minimum Hamming distance to Query HV







- An attempt to reduce switching activity...
- Number of "1" elements << Number of "0" elements</li>
   Example: If D = 100 000, number of "1" elements could be 1000
- An attempt to reduce switching activity...
- Number of "1" elements << Number of "0" elements</li>
   Example: If D = 100 000, number of "1" elements could be 1000

How can we use sparseness to reduce energy?



- An attempt to reduce switching activity...
- Number of "1" elements << Number of "0" elements</li>
   Example: If D = 100 000, number of "1" elements could be 1000

How can we use sparseness to reduce energy?



XOR Binding does not work with sparse representation! Why? The alignment of 1's in the compared sparse HVs is more important now—Use dot product as a metric...



### **Signature Memory**





S





## Associative Search (AND Gates)



## Sparse vs. Dense Data Representation



Encoding

**Associative Memory** 

## Sparse vs. Dense Data Representation



Encoding

**Associative Memory** 

### Hyperdimensional Processor Architecture for Emotion Recognition

- D: HV Dimension
- F: # Folds in HV Generator, Spatial Encoder, Fuser G: # Folds in Associative Memory N: # Ngrams X: # Discrete Input Feature Values
- Y: # Output Classes

M: # Modalities

C: # Channels in the Modality with the most Channels T: Total # Channels across all Modalities clog2: ceiling of the base 2 logarithm





### Nearly General-Purpose HD Encoding Architectures

## **Binary HD Computing Processor Architecture**



- Item Memory: Stores the randomly generated high-dimensional vectors.
- Encoder: Performs computations on high-dimensional vectors to produce learned representations.
- Associative Memory: Stores learned representations and computes distance between them and test vector representations for prediction.

## **Binary HD Computing Processor Architecture**



- Unidirectional Dataflow Architecture: No reconfiguration in the Item Memory or Associative Memory
- Generic Encoding: Reconfiguration is possible in the Encoder, through DPUs and control signals

### Programmable HD Encoder



Hyperdimensional Logic Unit (HLU)

"The simplest (single-bit) DPU"

- Multiply ( $C = A \oplus B$ )
- **Permute** ( $C = \rho(A)$ )
- **Delay** (C = A)
- Permute-and-multiply ( $C = A \bigoplus \rho(B)$ )

## Programmable HD Encoder



Hyperdimensional Logic Unit (HLU)

"The simplest (single-bit) DPU"

- Multiply ( $C = A \oplus B$ )
- **Permute** ( $C = \rho(A)$ )
- **Delay** (C = A)
- Permute-and-multiply ( $C = A \bigoplus \rho(B)$ )

**Permute:** Any Hamiltonian path connection through p\_in and p\_out is valid... **But we need to take physical routing into consideration (Minimize wire length and routing congestion) ...** 

### Programmable HD Encoder



### Encoder Parameters: HLU Network, Depth, Width



### Encoder Parameters: HLU Network, Depth, Width





### Encoder Parameters: HLU Network, Depth, Width



## **CMOS Chip Design Flow**



Energy/prediction = Total Energy / Num. of Predictions; Latency = Simulation Time / Num. of Predictions

# Introducing Analog Computing and Non-Volatile Memories











### **HD** Computing

### **Challenges:**

- Von Neumann bottleneck
- Massively parallel

#### **Nice properties:**

- Well-defined arithmetic operations
- Robust

 $\bullet$ 

 $\bullet$ 



# In-Memory HD Encoding

- <u>Goal</u>: Combine the basis (letter) HD vectors from the Item Memory to create:
  - The prototype (language) HD vectors representing each class, or
  - The **query** HD vector (from unknown language) for **inference**
- Item Memory HD vectors encoded in conductance states of memristive devices



# In-Memory HD Encoding

- <u>Goal</u>: Combine the basis (letter) HD vectors from the Item Memory to create:
  - The prototype (language) HD vectors representing each class, or
  - The **query** HD vector (from unknown language) for **inference**
- Item Memory HD vectors encoded in conductance states of memristive devices
- Encoding operations performed using in-memory read logic



- How to find an encoding solution that suits in-memory read logic?
- **Minterm expansion** of XNOR function:

$$A \bigoplus B = (A \land B) \lor (\bar{A} \land \bar{B})$$
All-positive minterm

- Use two parallel crossbars to approximate the encoding dynamics
- Original and complementary item memories in two crossbars to produce 2-minterms





$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





$$I C H = \rho \rho I * \rho C * H \approx (\rho \rho I \wedge \rho C \wedge H) \vee (\rho \rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





$$I C H = \rho \rho I * \rho C * H \approx (\rho \rho I \wedge \rho C \wedge H) \vee (\rho \rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$




• Example:

$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





• Example:

$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





74

• Example:

$$ICH = \rho\rho I * \rho C * H \approx (\rho\rho I \wedge \rho C \wedge H) \vee (\rho\rho \overline{I} \wedge \rho \overline{C} \wedge \overline{H})$$





#### In-Memory Associative Search



### **In-Memory Associative Search**

- <u>Goal</u>: Find which class (language) a query vector Q belongs to
- Learned prototype vectors *P<sub>i</sub>* encoded in conductance states of memristive devices



### In-Memory Associative Search



## Mitigating Array-Level Variability

 Coarse-grained randomization of HD vector programming across chip to mitigate arraylevel variability



Naïve placement: Accuracy drop 15%

# Mitigating Array-Level Variability

German

 Coarse-grained randomization of HD vector programming across chip to mitigate arraylevel variability



Naïve placement: Accuracy drop 15%

English

French

to WTA circuit



# Mitigating Array-Level Variability

- In-memory computing with PCM + 65nm CMOS peripherals leads to 6.61x energy reduction and 3.81x area reduction, compared to full 65nm CMOS design
- Room for improvement in CMOS peripheral circuits
- Same concepts can be applied to other memristive technologies (RRAM, MRAM, ...)

Bit Lines

Naïve placement: Accuracy drop 15%

#### Takeaways

- HD computing is realized today in CMOS but true opportunity lays in integrating memory, logic, and sensing
- In-memory HD computing shows a great potential in reducing energy – but there is still a room for improving the digital peripherals
- Hardware design is all about resolving tradeoffs: performance, flexibility, energy efficiency